

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,818	08/05/2004	Shiao-Shien Chen	14217-US-PA-X	4817
31561 7	590 06/13/2005		EXAMINER	
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE 7 FLOOR-1, NO. 100 ROOSEVELT ROAD, SECTION 2 TAIPEI, 100 TAIWAN			PHAM, LONG	
			ART UNIT	PAPER NUMBER
			2814	
			DATE MAILED: 06/13/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/710,818	CHEN, SHIAO-SHIE
Office Action Summary	Examiner	Art Unit
	Long Pham	2814
The MAILING DATE of this communication Period for Reply	appears on the cover sheet wit	th the correspondence address
A SHORTENED STATUTORY PERIOD FOR RETHE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, and If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by significant to reply within the set or extended period for reply will, by significant the second patent term adjustment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no event, however, may a rent. a reply within the statutory minimum of thirtyeriod will apply and will expire SIX (6) MON thatute, cause the application to become AB.	eply be timely filed (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on _ 2a) This action is FINAL . 2b) 3) Since this application is in condition for all closed in accordance with the practice und	This action is non-final. wance except for formal matte	
Disposition of Claims		
4) ⊠ Claim(s) 1-10 is/are pending in the applica 4a) Of the above claim(s) is/are with 5) ☐ Claim(s) is/are allowed. 6) ☒ Claim(s) 1-10 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction are	drawn from consideration.	,
Application Papers		
9) The specification is objected to by the Exam 10) The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the co 11) The oath or declaration is objected to by the	accepted or b) objected to be the drawing(s) be held in abeyone prection is required if the drawing(ce. See 37 CFR 1.85(a). s) is objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
 12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Bu * See the attached detailed Office action for a 	nents have been received. nents have been received in Appriority documents have been priority documents have been preau (PCT Rule 17.2(a)).	oplication No received in this National Stage
Attachment(s) 1) Motice of References Cited (PTO-892)	4) ☐ Interview S	ummary (PTO-413)
 Notice of Draftsperson's Patent Drawing Review (PTO-948 Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date 	3) Paper No(s)/Mail Date formal Patent Application (PTO-152)

Application/Control Number: 10/710,818 Page 2

Art Unit: 2814

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of claims 1-10 in the reply filed on 06/02/05 is acknowledged.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over the applicant's admitted prior art (AAPA) of this application in combination with Shokouhi et al. (US patent 6,249,458).

With respect to claim 1, AAPA teaches an electrostatic discharge (ESD) protection device, comprising (see figs. 1A-1B and 2A-2B and associated text of this application):

an ESD protection circuit, comprising:

at least a diode 112m to 112a connected in series between a first voltage V_{DD} and a pad 108; and

at least an ESD component 114a to 114n connected in series between a second voltage V_{SS} and a pad 108, wherein each of the at least an ESD component comprises a N-well region formed in a P-type substrate, and a highly doped N-type (N+) region and highly doped P-type (P+) region formed in the well region.

Art Unit: 2814

AAPA teaches forming the highly doped N-type (N+) region and highly doped P-type (P+) region in n N-well region that is formed in a P-type substrate but fails to teach forming the highly doped N-type (N+) region and highly doped P-type (P+) region in a triple P-well located in a deep N-well region that is formed in a P-type substrate.

Shokouhi et al. teach forming a device in a triple P-well located in a deep N-well region that is formed in a P-type substrate to limit or prevent leakage current. See fig. 7 and col. 2, lines 40-50 and col. 7, lines 45-55.

It would have been obvious to one of <u>ordinary skill</u> in the art of making semiconductor devices to incorporate the above teaching of Shokouhi et al. into the structure of AAPA to prevent leakage current. See fig. 7 and col. 2, lines 40-50 and col. 7, lines 45-55.

With respect to claim 2, AAPA further teaches the N+ region of the ESD component is connected to the pad 108 and the P+ region of ESD component is connected to the second voltage. See fig. 2B of this application.

With respect to claim 3, AAPA further teaches a first ESD component and a second ESD component, the N+ region of the first ESD component is connected to the pad, the P+ region of second ESD component is connected to the second voltage V_{SS} , the P+ region of the first ESD component is connected to the N+region of the second ESD component. See fig. 1B of this application.

With respect to claim 4, AAPA further teaches a 1st ESD component to the a S^{th} ESD component, the N+ region of the 1st ESD component is connected to the pad, and P+ region of the last or S^{th} ESD component is connected to the second voltage V_{SS} , and the P+ region of the T^{th} ESD component is connected to the N+region of the $(N+1)^{th}$ ESD component, wherein S is a positive integer and T is positive integer from 1 to S-1. See fig. 1B of this application.

Application/Control Number: 10/710,818

Art Unit: 2814

With respect to claim 5, AAPA further teaches each of at least a diode comprises a N-well region formed in a P-type substrate and a N+ region and a P+ region formed in the N-well region. See fig. 1B of this application.

With respect to claim 6, AAPA further teaches the N+region of the diode is connected to the first voltage V_{00} and the P+ region of the diode is connected to the pad.

With respect to claim 7, AAPA further teaches a first diode and a second diode, the N+ region of a first diode is connected to the first voltage and P+ region of the second diode is connected to the pad, and the P+ region of the first diode is connected to the N+ region of the second diode. See fig. 1B of this application.

With respect to claim 8, AAPA further teaches a 1st diode to a Sth diode, the N+ region of the 1st diode is connected to the first voltage, the P+ region of the Sth or last diode is connected to the pad, and the P+ region of Tth diode is connected to the N+ region of the $(T+1)^{th}$ diode, wherein S is a positive integer and T is a positive integer from 1 to S-1. See fig. 1B of this application.

With respect to claim 9, AAPA further teaches another ESD protection circuit comprising:

a PMOS transistor 104; and

an NMOS transistor 106, wherein a gate of the PMOS transistor and a gate of the NMOS transistor are connected to the pad, a source of the PMOS transistor is connected to the drain of the PMOS transistor, a drain of the PMOS transistor is connected to the first voltage, and a source of the NMOS transistor is connected to the second voltage. see figs. 1A-1B and 2A-2B and associated text of this application.

With respect to claim 10, AAPA further teaches the ESD protection device is a radio frequency (RF) ESD protection device. see figs. 1A-1B and 2A-2B and associated text of this application.

Application/Control Number: 10/710,818 Page 5

Art Unit: 2814

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long Pham whose telephone number is 571-272-1714. The examiner can normally be reached on M-F, 7:30AM-3:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct/uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

løng Pham

Primary Examiner

Art Unit 2814